

# Computer Organization and Architecture

Under Graduate Course  
(B. Tech-Information Technology, 2<sup>nd</sup> Semester)  
Jan 2020 - July 2020

By

**Dr. Satish Kumar Singh**



Associate Professor  
Indian Institute of Information Technology, Allahabad  
Email: [sk.singh@iiita.ac.in](mailto:sk.singh@iiita.ac.in)

## MEMORY SYSTEM DESIGN

## CHARACTERISTICS OF THE MEMORY[2]

- Location
  - CPU
  - Internal
  - External
- Capacity
  - Word size: The natural unit of organization
  - Number of words or Bytes
- Unit of transfer
  - Internal:
    - Usually governed by data bus width
  - External:
    - Usually a block which is much larger than a word
  - Addressable unit:
    - Smallest location which can be uniquely addressed
    - Word internally
    - Cluster or sector on disks

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

3

## CHARACTERISTICS CONT....

- Access method
- Sequential
  - Start at the beginning and read through in order
  - Access time depends on location of data and previous location
  - e.g. tape
- Direct
  - Individual blocks have unique address
  - Access is by jumping to vicinity plus sequential search
  - Access time depends on location and previous location
  - e.g. Disk
- Random
  - Individual addresses identify locations exactly
  - Access time is independent of location or previous access
  - e.g. RAM
- Associative
  - Data is located by a comparison with contents of a portion of the store
  - Access time is independent of location or previous access
  - e.g. cache

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

4

## CHARACTERISTICS CONT....

- Performance
  - Access time
    - Time between presenting the address and getting the valid data
  - Memory Cycle time
    - Time may be required for the memory to “recover” before next access
    - Cycle time is access + recovery
  - Transfer Rate
    - Rate at which data can be moved
- Physical type
  - Semiconductor
  - Magnetic
  - Optical
  - Others

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

5

## CHARACTERISTICS CONT....

- Physical characteristics
  - Decay
  - Volatility
  - Erasable
  - Power consumption
- Organization
  - Physical arrangement of bits into words
  - Not always obvious
  - e.g. interleaved

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh


6

## MEMORY HIERARCHY


- Registers
  - In CPU
- Internal or Main memory
  - May include one or more levels of cache
  - “RAM”
- External memory
  - Backing store

## MEMORY HIERARCHY CONT....

- Computational efficiency enhancement ← Using additional storage.
- General Memory used in computer systems,



## MEMORY HIERARCHY CONT....




Ref: COA, W. Stallings

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

9

## AN EXAMPLE MEMORY HIERARCHY



2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

10

## MEMORY HIERARCHY CONT....

- Computer Memory
  - Main/Primary memory
    - Direct communication from CPU
    - Contains the program and data currently need by the processor
      - Processor registers (may be treated as)
      - RAM
      - ROM
      - CACHE (L1-L3)
  - Auxiliary/Secondary storage
    - Provides back-up storage for
    - System files, large data files and other backup information
      - Magnetic disks
      - Tapes
      - Optical
      - Others


2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

11

## MEMORY HIERARCHY CONT....

- Tradeoff triangle




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

12

## MEMORY HIERARCHY CONT....



2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

13

## MAIN MEMORY-1[RANDOM ACCESS MEMORY]

- Key features
  - RAM is packaged as a chip
  - Basic storage unit is a cell (one bit per cell)
  - Multiple RAM chips form a memory
- Static RAM (SRAM)
  - Each cell stores bit with a six-transistor circuit
  - Retains value indefinitely, as long as it is kept powered
  - Relatively insensitive to disturbances such as electrical noise
  - **Faster** and **More expensive** than DRAM
  - Used to implement the **Cache** memory.
- Dynamic RAM (DRAM)
  - Each cell stores bit with a capacitor and transistor
  - Value must be refreshed every 10-100 ms
  - Sensitive to disturbances
  - **Slower** and **Cheaper** than SRAM
  - **Reduced** power consumption & larger **Storage** capacity
  - Used to implement the **Main** memory.

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

14

## MAIN MEMORY-1[ READ ONLY MEMORY]

- Key features
  - Portion of main memory is made of ROM chips.
  - ROM is packaged as a chip
  - Basic storage unit is a cell (one bit per cell)
  - Multiple ROM chips form a memory
  - ROM is also random access type.
  - ROM stores the permanent programs and tables of constants which do not required to be changed.
- Bootstrap Loader:
  - It is a initial program for starting the computer software operating after the power-switch is turned-on.
  - Due to noN-volatility the Bootstrap loader can be placed in ROM.

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

15

## MAIN MEMORY-1[ READ ONLY MEMORY]

- Programmable read only memory (PROM)
  - Re-programmed by using a special device called a PROM programmer.
  - Generally, a PROM can only be changed/updated once.
- Erasable Programmable read only memory (EPROM)
  - Erased by ultraviolet light
  - Reprogrammed by an EPROM programmer.
  - Erasing and programming many times however, the constant erasing and rewriting will eventually render the chip useless.
- Electrically Erasable Programmable read only memory (EEPROM)
  - Similar way to Flash memory
  - EEPROMs are used to store a computer system's BIOS, and can be updated without returning the unit to the factory.
  - BIOS updates can be carried out by computer users wishing a BIOS update.

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh


16

**What is BIOS?**

<https://en.wikipedia.org/wiki/BIOS>



## ROM




READ ONLY MEMORY (ROM)

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

## PROM




PROGRAMMABLE READ ONLY MEMORY (PROM)

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

## EPROM



2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh


## NON-VOLATILE RAM (NVRAM)

- Key Feature: Keeps data when power lost
  - Several types
  - Most important is NAND flash
- NAND flash
  - Reading similar to DRAM (though somewhat slower)
  - Writing packed with restrictions:
    - Can't change existing data
    - Must erase in large blocks (e.g., 64K)
    - Block dies after about 100K erases
  - Writing slower than reading (mostly due to erase cost)
  - Chips often packaged with Flash Translation Layer (FTL)
    - Spreads out writes ("wear leveling")
    - Makes chip appear like disk drive


2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

## RAM CHIPS



## ROM CHIPS



## MEMORY ADDRESS MAP

- Calculation of amount of memory required.
- Assignment as RAM and ROM portions.
- Interconnection between processor and memory.
- So memory address map is the table/pictorial representation of assigned address space for each chip in the system.
- Example:
  - RAM of size  $512 \times 8 = (128 \times 8) \times 4$
  - ROM of size  $512 \times 8$ .
  - Generate the memory address map and show the connections of memory to processor.

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

23

## MEMORY ADDRESS MAP FOR MICROCOMPUTER


Component	Hexadecimal address	Address bus							
		10	9	8	7	6	5	4	3 2 1
RAM 1	0000-007F	0	0	0	x	x	x	x	x x x x
RAM 2	0080-00FF	0	0	1	x	x	x	x	x x x x
RAM 3	0100-017F	0	1	0	x	x	x	x	x x x x
RAM 4	0180-01FF	0	1	1	x	x	x	x	x x x x
ROM	0200-03FF	1	x	x	x	x	x	x	x x x x

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh


24

**Memory connections to CPU**



## CONVENTIONAL DRAM ORGANIZATION


- $d \times w$  DRAM:
  - $dw$  total bits organized as  $d$  **supercells** of size  $w$  bits



## READING DRAM SUPERCELL (2,1)

- Step 1(a): Row address strobe (**RAS**) selects row 2

Step 1(b): Row 2 copied from DRAM array to row buffer



2/3/2020


Computer organization & Architecture by  
Dr. S. K. Singh

27

## READING DRAM SUPERCELL (2,1)

- Step 2(a): Column access strobe (**CAS**) selects column 1

Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to CPU




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

28

## TYPICAL BUS STRUCTURE CONNECTING CPU AND MEMORY


- A **bus** is a collection of parallel wires that carry address, data, and control signals
- Buses are typically shared by multiple devices



2/3/2020 Computer organization & Architecture by Dr. S. K. Singh

## MEMORY READ TRANSACTION (1)


- CPU places address A on memory bus



2/3/2020 Computer organization & Architecture by Dr. S. K. Singh

## MEMORY READ TRANSACTION (2)

- Main memory reads A from memory bus, retrieves word x, and places it on bus




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

31

## MEMORY READ TRANSACTION (3)

- CPU reads word x from bus and copies it into register `%eax`



2/3/2020


Computer organization & Architecture by  
Dr. S. K. Singh

32



## MEMORY WRITE TRANSACTION (1)

- CPU places address A on bus; main memory reads it and waits for corresponding data word to arrive




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

33

## MEMORY WRITE TRANSACTION (2)

- CPU places data word y on bus




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

34

## MEMORY WRITE TRANSACTION (3)

- Main memory reads data word  $y$  from bus and stores it at address  $A$




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

35

## DISK GEOMETRY

- Disks consist of **platters**, each with two **surfaces**
- Each surface consists of concentric rings called **tracks**
- Each track consists of **sectors** separated by **gaps**




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh


36

## DISK GEOMETRY (MULIPLE-PLATTER VIEW)

- Aligned tracks form a **cylinder**




## DISK OPERATION (SINGLE-PLATTER VIEW)



The disk surface spins at a fixed rotational rate

## DISK OPERATION (MULTI-PLATTER VIEW)

○



2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

39

## DISK ACCESS TIME

- Average time to access some target sector approximated by
  - $T_{\text{access}} = T_{\text{avg seek}} + T_{\text{avg rotation}} + T_{\text{avg transfer}}$
- Seek time ( $T_{\text{avg seek}}$ )
  - Time to position heads over cylinder containing target sector
  - Typical  $T_{\text{avg seek}} = 9 \text{ ms}$
- Rotational latency ( $T_{\text{avg rotation}}$ )
  - Time waiting for first bit of target sector to pass under r/w head
  - $T_{\text{avg rotation}} = \frac{1}{2} \times \frac{1}{\text{RPMs}} \times 60 \text{ sec/1 min}$
- Transfer time ( $T_{\text{avg transfer}}$ )
  - Time to read the bits in the target sector.
  - $T_{\text{avg transfer}} = \frac{1}{\text{RPM}} \times \frac{1}{(\text{avg \# sectors/track})} \times 60 \text{ secs/1 min}$

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

40

## DISK ACCESS TIME EXAMPLE

- Given:
  - Rotational rate = 7,200 RPM
  - Average seek time = 9 ms
  - Avg # sectors/track = 400
- Derived:
  - $T_{\text{avg rotation}} = 1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms}$
  - $T_{\text{avg transfer}} = 60/7200 \text{ RPM} \times 1/400 \text{ secs/track} \times 1000 \text{ ms/sec} = 0.02 \text{ ms}$
  - $T_{\text{access}} = 9 \text{ ms} + 4 \text{ ms} + 0.02 \text{ ms}$
- Important points:
  - Access time dominated by seek time and rotational latency
  - First bit in a sector is the most expensive, the rest are free
  - SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
    - Disk is about 40,000 times slower than SRAM, and
    - 2,500 times slower than DRAM

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

41

## LOGICAL DISK BLOCKS


- Modern disks present a simpler abstract view of the complex sector geometry:
  - The set of available sectors is modeled as a sequence of b-sized **logical blocks** (0, 1, 2, ...)
- Mapping between logical blocks and actual (physical) sectors
  - Maintained by hardware/firmware device called *disk controller*
  - Converts requests for logical blocks into (surface, track, sector) triples
- Allows controller to set-aside spare cylinders for each zone
  - Accounts for the difference in “**formatted capacity**” and “**maximum capacity**”

2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

42

## I/O BUS




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

43

## READING A DISK SECTOR (1)




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

44

## READING A DISK SECTOR (2)




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

45

## READING A DISK SECTOR (3)




2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

46

## THE CPU-MEMORY GAP

- The increasing gap between DRAM, disk, and CPU speeds.



2/3/2020

Computer organization & Architecture by  
Dr. S. K. Singh

## ASSOCIATIVE MEMORY

- Memory access time is a crucial parameter with the performance point of view.
- The memory access time can be reduced considerably by,
  - Taking very fast memory devices
  - Decreasing the number of access to memory
    - Depends on location of content
    - Search algorithm
- Searching time required for an item can be reduced if data is accessed on the basis of content rather than the address of data itself.
- Memory unit addressable by its content is known as the content addressable memory (CAM)
- Entire memory is addressed simultaneously and in parallel format while on the basis of word contents.

2/3/2020


Computer organization & Architecture by  
Dr. S. K. Singh




## ASSOCIATIVE MEMORY CONT....

- No address is given while writing in CAM.
- Memory itself is capable of finding the unused / empty location to store a word.
- While reading the word from CAM a part of content of the word is specified,
- Memory locates all such matching words and mark them to be read.
- It is very costly because,
  - Each cell must have storage as well as matching logic capability.
- CAM are used only when the search time is very critical.

## HARDWARE ORGANIZATION FOR ASSOCIATIVE MEMORY



## ASSOCIATIVE MEMORY WITH M-WORDS AND N-CELLS PER WORD



## ASSOCIATIVE MEMORY CONT....


$$x_j = A_j F_{ij} + A'_j F'_{ij}$$

$$M_i = x_1 x_2 x_3 \cdots x_n$$

$$x_j + K'_j = \begin{cases} x_j & \text{if } K_j = 1 \\ 1 & \text{if } K_j = 0 \end{cases}$$

$$M_i = (x_1 + K'_1)(x_2 + K'_2)(x_3 + K'_3) \cdots (x_n + K'_n)$$

$$M_i = \prod_{j=1}^n (A_j F_{ij} + A'_j F'_{ij} + K'_j)$$



## READ AND WRITE OPERATIONS OF ASSOCIATIVE MEMORY




Figure 12-9 Match logic for one word of associative memory.

Thank you