

# Computer Organization and Architecture

Under Graduate Course  
(B. Tech-Information Technology, 2<sup>nd</sup> Semester)  
Jan 2020-July 2020

By

**Dr. Satish Kumar Singh**



Associate Professor  
Indian Institute of Information Technology, Allahabad  
Email: [sk.singh@iiita.ac.in](mailto:sk.singh@iiita.ac.in)

# BASICS OF FLIP-FLOPS AND SEQUENTIAL CIRCUITS.

The output at any time instant is the function of only inputs at that time instant.


While in case of sequential circuits the output at any instant of time is the function of inputs and some previous outputs also.

Basic building block for sequential circuit are latches/Flip-flops, which are generally known as the storage elements.

# CONTI.....

Any sequential circuit consist of the following three sub-parts,

- Memory in feedback circuit
- Combinational circuit in forward circuit
- Clock signal for synchronization and control.




# SYNCHRONOUS AND ASYNCHRONOUS DIGITAL CIRCUITS

The digital circuits in which the stages of all the storage elements changes simultaneously with the application of the common clock signal are known as synchronous sequential circuits.


Whereas the clock signal is applied generally on the first stage only and the output of the previous stage is used as the clock signal for subsequent stages.

The clock signal is rippled through all the subsequent stages in asynchronous circuits.

# SR-FLIP-FLOP




# D-FF




$$Q(t + 1) = D$$

# JK-FF



# T-FF



$$Q(t + 1) = Q(t) \oplus T$$


# EXCITATION TABLES

SR flip-flop				D flip-flop		
$Q(t)$	$Q(t + 1)$	S	R	$Q(t)$	$Q(t + 1)$	D
0	0	0	x	0	0	0
0	1	1	0	0	1	1
1	0	0	1	1	0	0
1	1	x	0	1	1	1


  

JK flip-flop				T flip-flop		
$Q(t)$	$Q(t + 1)$	J	K	$Q(t)$	$Q(t + 1)$	T
0	0	0	x	0	0	0
0	1	1	x	0	1	1
1	0	x	1	1	0	1
1	1	x	0	1	1	0

# TRIGGERING OF FLIP-FLOPS



# SEQUENTIAL CIRCUIT DESIGN



CONTI....

Present state		Input	Next state		Output
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0


CONTI....

$$D_A = Ax + Bx$$


$$D_B = A'x$$

$$y = Ax' + Bx'$$

CONTI...




# DESIGN OF A BINARY COUNTER




# EXCITATION TABLE FOR GIVEN PROBLEM

Present state		Input $x$	Next state		Flip-flop inputs			
$A$	$B$		$A$	$B$	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0	0	0	0	×	0	×
0	0	1	0	1	0	×	1	×
0	1	0	0	1	0	×	×	0
0	1	1	1	0	1	×	×	1
1	0	0	1	0	×	0	0	×
1	0	1	1	1	×	0	1	×
1	1	0	1	1	×	0	×	0
1	1	1	0	0	×	1	×	1


# K-MAPS AND MINIMIZATION




$J_A = Bx$	$K_A = Bx$
$J_B = x$	$K_B = x$



# REGISTERS,




# SHIFT REGISTER (SISO)




# BIDIRECTIONAL SHIFT REGISTER

Mode control		
$S_1$	$S_0$	Register operation
0	0	No change
0	1	Shift right (down)
1	0	Shift left (up)
1	1	Parallel load




# BINARY COUNTERS (4-BIT, SYNCHRONOUS),



# BINARY COUNTER WITH PARALLEL LOAD

Clock	Clear	Load	Increment	Operation
↑	0	0	0	No change
↑	0	0	1	Increment count by 1
↑	0	1	×	Load inputs $I_0$ through $I_3$
↑	1	×	×	Clear outputs to 0



Thank you