# **Computer Organization and Architecture**

Under Graduate Course (B. Tech-Information Technology, 2<sup>nd</sup> Semester) Jan 2020-July 2020

By

#### Dr. Satish Kumar Singh



Associate Professor Indian Institute of Information Technology, Allahabad Email:sk.singh@iiita.ac.in

# DATAPATH COMPUTER ARCHITECTURE



# Computer Performance

#### • Latency:

- Time to completely execute a certain task
  - For example, time to read a sector from disk is disk access time or disk latency

# • Throughput:

• Amount of work that can be done over a period of time

#### • Performance Enhancement:

- Parallel Processing
  - Pipeline
  - Vector processing
  - Array processing

#### PARALLEL PROCESSING

- Varity of techniques adopted to improve the computer performance in terms of throughput, while applying the simultaneous data processing tasks.
- Virtually computational speed is enhanced.
- Concurrent data processing.

# • PURPOSE:

- Computer processing capability speed-up.
- Increase in throughput.
- Parallel processing is commercially feasible with the advent of cost effective hardware design technologies.

# PARALLEL PROCESSING CONT...

• Various levels of parallel processing

- Data level: serial vs parallel
- Function level: Multiple functional units
  Functions may be identical or different.
- Architecture level

# PARALLEL PROCESSOR CONT....



3/27/2020 Dr. S. K. Singh Computer organization & Architecture by

6

# PARALLEL PROCESSOR CONT....

Complex control requirement for parallel processing using multifunctional organization.
Coordination is quite difficult.

#### PARALLEL PROCESSOR CONT....

• Basis of Parallel Processing

- Internal organization of processor,
- Structural interconnects between processors,
- Information flow.
- Instruction Stream
  - Sequence of instructions read from memory
- o Data Stream
  - Operations performed on data

• NOTE:

• Parallel processing in instruction or data streams or both.

#### FLYNN'S CLASSIFICATION

• Single instruction stream, single data stream (SISD).

- Parallel processing by means of Multiple processing elements with multiple functionality or pipelining.
- Single instruction stream, multiple data stream (SIMD).
  - Parallel processing by means of Multiple processing elements with same functionality.
- Multiple instruction stream, single data stream (MISD).
  - Only of theoretical interest.
- Multiple instruction stream, multiple data stream (MIMD).
  - Parallel processing by means of Multiprocessor and multicomputer system arrangement.

# 3/27/2020 Computer organization & Dr. S. K. Singh Architecture 9

# PIPELINING

# • Pipelining:

- Process of decomposing the sequential process into sub-processes being executed in special, respective dedicated segments, operation concurrently.
- It is the collection of processing segments through which binary information flows.
- Final result is obtained after passing the data from all the segments.

# PIPELINE - ASSEMBLY LINE

# EXAMPLE OF PIPELINE PROCESSING



# GENERAL CONSIDERATION OF PIPELINING

- Decomposability of operation into sub-operations of about the same complexity level can be implemented by pipeline processor.
- Pipeline processing is mostly efficient for those applications with repeated task for different set of data.

### TWO PIPELINE ARCHITECTURES



Four stage pipeline

#### PIPELINE SPEED-UP



3/27/2020 D

 $\mathbf{14}$ 



#### LAUNDRY EXAMPLE

- Ann, Brian, Cathy, Dave each have one load of clothes ABOOD to wash, dry, fold, and put away
- ° Washer takes 30 minutes
- ° Dryer takes 30 minutes
- ° "Folder" takes 30 minutes
- ° "Stasher" takes 30 minutes to put clothes into drawers







# SEQUENTIAL LAUNDRY



# PIPELINED LAUNDRY



### PIPELINING LESSONS (1/2)



- Pipelining doesn't help <u>latency</u> of single task, it
   helps <u>throughput</u> of entire workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number pipe stages</u>

• Time to "<u>fill</u>" pipeline and time to "<u>drain</u>" it reduces speedup

### PIPELINING LESSONS (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages also reduces speedup

# STEPS IN EXECUTING MIPS

- 1) <u>IFetch</u>: Fetch Instruction, Increment PC
- 2) <u>Decode</u> Instruction, Read Registers
- 3) <u>Execute</u>:

Mem-ref: Calculate Address Arith-log: Perform Operation

4) <u>Memory</u>:

Load: Read Data from Memory Store: Write Data to Memory

5) <u>Write Back</u>: Write Data to Register

# PIPELINED EXECUTION REPRESENTATION



• Every instruction must take same number of steps, also called pipeline "<u>stages</u>", so some will go idle sometimes

#### **REVIEW: DATAPATH FOR MIPS**



# **GRAPHICAL PIPELINE REPRESENTATION**

# (In Reg, right half highlight read, left half write) Time (clock cycles)



### EXAMPLE

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write
- Nonpipelined Execution:
  - lw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2
     + 2 + 1 = 8 ns
  - add: IF + Read Reg + ALU + Write Reg
     = 2 + 1 + 2 + 1 = 6 ns
- Pipelined Execution:
  - Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns

# PIPELINE HAZARD: MATCHING SOCKS IN LATER LOAD



A depends on D; stall since folder tied up

# Thank you

3/27/2020 Computer organization & Architecture by Dr. S. K. Singh

27