

Computer Organization and Architecture

Under Graduate Course
(B. Tech-Information Technology, 2nd Semester)
Jan 2020-July 2020

By

Dr. Satish Kumar Singh




Associate Professor

Indian Institute of Information Technology, Allahabad

Email: sk.singh@iiita.ac.in

DATAPATH COMPUTER ARCHITECTURE



COMPUTER PERFORMANCE

○ Latency:

- Time to completely execute a certain task
 - For example, time to read a sector from disk is disk access time or disk latency

○ Throughput:

- Amount of work that can be done over a period of time

○ Performance Enhancement:

- Parallel Processing
 - Pipeline
 - Vector processing
 - Array processing


PARALLEL PROCESSING

- Variety of techniques adopted to improve the computer performance in terms of throughput, while applying the simultaneous data processing tasks.
- Virtually computational speed is enhanced.
- Concurrent data processing.
- **PURPOSE:**
 - Computer processing capability speed-up.
 - Increase in throughput.
- Parallel processing is commercially feasible with the advent of cost effective hardware design technologies .

PARALLEL PROCESSING CONT...

- Various levels of parallel processing
 - Data level: serial vs parallel
 - Function level: Multiple functional units
 - Functions may be identical or different.
 - Architecture level

PARALLEL PROCESSOR CONT....



PARALLEL PROCESSOR CONT....

- Complex control requirement for parallel processing using multifunctional organization.
- Coordination is quite difficult.

PARALLEL PROCESSOR CONT....

- Basis of Parallel Processing
 - Internal organization of processor,
 - Structural interconnects between processors,
 - Information flow.
- Instruction Stream
 - Sequence of instructions read from memory
- Data Stream
 - Operations performed on data
- NOTE:
 - Parallel processing in instruction or data streams or both.

FLYNN'S CLASSIFICATION

- Single instruction stream, single data stream (SISD).
 - Parallel processing by means of Multiple processing elements with multiple functionality or pipelining.
- Single instruction stream, multiple data stream (SIMD).
 - Parallel processing by means of Multiple processing elements with same functionality.
- Multiple instruction stream, single data stream (MISD).
 - Only of theoretical interest.
- Multiple instruction stream, multiple data stream (MIMD).
 - Parallel processing by means of Multiprocessor and multicomputer system arrangement.

PIPELINING

○ Pipelining:

- Process of decomposing the sequential process into sub-processes being executed in special, respective dedicated segments, operation concurrently.
- It is the collection of processing segments through which binary information flows.
- Final result is obtained after passing the data from all the segments.

PIPELINE  **ASSEMBLY LINE**

EXAMPLE OF PIPELINE PROCESSING


- Overlapped computations require ISOLATION / BUFFER registers between two segments to facilitate the pipelining process.

$$A_i * B_i + C_i \quad \text{for } i = 1, 2, 3, \dots, 7$$

$$R1 \leftarrow A_i, \quad R2 \leftarrow B_i \quad \text{Input } A_i \text{ and } B_i$$

$$R3 \leftarrow R1 * R2, \quad R4 \leftarrow C_i \quad \text{Multiply and input } C_i$$


$$R5 \leftarrow R3 + R4 \quad \text{Add } C_i \text{ to product}$$




GENERAL CONSIDERATION OF PIPELINING

- Decomposability of operation into sub-operations of about the same complexity level can be implemented by pipeline processor.
- Pipeline processing is mostly efficient for those applications with repeated task for different set of data.

TWO PIPELINE ARCHITECTURES






Three stage pipeline



Four stage pipeline


PIPELINE SPEED-UP






LAUNDRY EXAMPLE


- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



- Washer takes 30 minutes



- Dryer takes 30 minutes




- “Folder” takes 30 minutes



- “Stasher” takes 30 minutes to put clothes into drawers




SEQUENTIAL LAUNDRY




- Sequential laundry takes 8 hours for 4 loads



PIPELINED LAUNDRY




PIPELINING LESSONS (1/2)



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Time to "fill" pipeline and time to "drain" it reduces speedup



PIPELINING LESSONS (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages also reduces speedup




STEPS IN EXECUTING MIPS

- 1) IFetch: Fetch Instruction, Increment PC
- 2) Decode Instruction, Read Registers
- 3) Execute:
 - Mem-ref: Calculate Address
 - Arith-log: Perform Operation
- 4) Memory:
 - Load: Read Data from Memory
 - Store: Write Data to Memory
- 5) Write Back: Write Data to Register




PIPELINED EXECUTION REPRESENTATION




- Every instruction must take same number of steps, also called pipeline “stages”, so some will go idle sometimes

REVIEW: DATAPATH FOR MIPS




- Use datapath figure to represent pipeline



GRAPHICAL PIPELINE REPRESENTATION

(In Reg, right half highlight read, left half write)




EXAMPLE

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write
- Nonpipelined Execution:
 - lw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
 - add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns
- Pipelined Execution:
 - $\text{Max}(\text{IF}, \text{Read Reg}, \text{ALU}, \text{Memory}, \text{Write Reg}) = 2 \text{ ns}$



PIPELINE HAZARD: MATCHING SOCKS IN LATER LOAD



A depends on D; stall since folder tied up



Thank you